#### AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

### Listing of Claims:

1 1. (Currently Amended) A method for speeding up an iterative process 2 that simulates and corrects a layout of a target cell within an integrated circuit, the 3 method comprising: 4 determining if the target cell is similar to a preceding cell for which there 5 exists a previously calculated solution, wherein the target cell is similar to a 6 preceding cell if (1) a layout of a target cell matches a layout of a preceding cell, 7 but an environment surrounding the target cell differs from an environment 8 surrounding the preceding cell; (2) the layout of the target cell matches the layout 9 of the preceding cell, and the environment surrounding the target cell matches the environment surrounding the preceding cell; or (3) if the layout of the target cell 10 11 differs from the layout of the preceding cell by less than a pre-specified amount; 12 and 13 if the target cell is similar to the preceding cell, using the previously 14 calculated solution for the preceding cell as an initial input to the iterative process 15 for the target cell, wherein the iterative process involves one or more repetitions 16 of simulating a current solution for the target cell to produce a current simulated 17 layout, wherein if the current simulated layout differs from the desired layout by 18 less than a pre-specified amount, accepting the current solution as a final solution for the target cell, otherwise, correcting the current solution to compensate for 19 20 differences between the current simulated layout and the desired layout:

21 otherwise using the layout of the target cell as the initial input to the 22 iterative process for the target cell: and performing the iterative process on the layout of the target cell or the 23 24 previously calculated solution to produce the solution for the target cell, wherein

the difference between the final solution and a desired layout for the target cell is

26 less than a pre-specified tolerance.

25

1

1

2

3

4

5

7

8

2

1

## 2. (Cancelled)

- 3. (Currently Amended) The method of claim 1[[2]], wherein if the layout of the target cell matches the layout of the preceding cell, but the environment surrounding the target cell differs from the environment surrounding the preceding cell and if the previously calculated solution for the preceding cell is used as the initial input to the iterative process, the iterative process only operates 6 on features within a border region within the target cell that can be affected by the environment surrounding the target cell, and ignores features within the target cell that are not located within the border region.
- 1 4. (Cancelled)
  - 5. (Original) The method of claim 1, wherein the simulated layout corresponds to a manufactured result for the layout.
  - 6. (Cancelled)
- 7. (Original) The method of claim 1, wherein if the previously calculated solution for the preceding cell is used as the initial input for the iterative process, 3 and if the iterative process produces a simulation result that differs significantly

- 4 from the desired layout, the method further comprises restarting the iterative
- 5 process using the desired layout instead of the previously calculated solution as
- 6 the initial input to the iterative process.

### 8. (Cancelled)

- 9. (Original) The method of claim 1, wherein prior to considering the
- 2 target cell, the method further comprises:
- 3 receiving a specification for the layout of the integrated circuit; and
- 4 dividing the layout into a plurality of cells, whereby each cell can be
- 5 independently subjected to the iterative process.
- 1 10. (Original) The method of claim 1, wherein the iterative process
  2 performs model-based optical proximity correction (OPC).
  - 11. (Currently Amended) A computer-readable storage medium storing
- 2 instructions that when executed by a computer cause the computer to perform a
  3 method for speeding up an iterative process that simulates and corrects a layout of
  - a target cell within an integrated circuit, the method comprising:
- 5 determining if the target cell is similar to a preceding cell for which there
- 6 exists a previously calculated solution, wherein the target cell is similar to the
- 7 preceding cell if (1) a layout of a target cell matches a layout of a preceding cell.
- 8 but an environment surrounding the target cell differs from an environment
- 9 surrounding the preceding cell; (2) the layout of the target cell matches the layout
- $10 \hspace{0.5cm} \underline{\text{of the preceding cell, and the environment surrounding the target cell matches the}} \\$
- 11 environment surrounding the preceding cell; or (3) if the layout of the target cell
- 12 differs from the layout of the preceding cell by less than a pre-specified amount:
- 13 and

1

4

14	if the target cell is similar to the preceding cell, using the previously
15	calculated solution for the preceding cell as an initial input to the iterative process
16	for the target cell, wherein the iterative process involves one or more repetitions
17	of simulating a current solution for the target cell to produce a current simulated
18	layout, wherein if the current simulated layout differs from the desired layout by
19	less than a pre-specified amount, accepting the current solution as a final solution
20	for the target cell, otherwise, correcting the current solution to compensate for
21	differences between the current simulated layout and the desired layout;
22	otherwise using the layout of the target cell as the initial input to the
23	iterative process for the target cell; and
24	performing the iterative process on the layout of the target cell or the
25	previously calculated solution to produce the solution for the target cell, wherein

the difference between the final solution and a desired layout for the target cell is

### 12. (Cancelled)

less than a pre-specified tolerance.

26 27

1

1

1 13. (Currently Amended) The computer-readable storage medium of claim
2 11[[12]], wherein if the layout of the target cell matches the layout of the
3 preceding cell, but the environment surrounding the target cell differs from the
4 environment surrounding the preceding cell and if the previously calculated
5 solution for the preceding cell is used as the initial input to the iterative process,
6 the iterative process only operates on features within a border region within the
7 target cell that can be affected by the environment surrounding the target cell, and
8 ignores features within the target cell that are not located within the border region.

# 14. (Cancelled)

1	15. (Original) The computer-readable storage medium of claim 11,
2	wherein the simulated layout corresponds to a manufactured result for the layou
1	16. (Cancelled)
1	17. (Original) The computer-readable storage medium of claim 11,
2	wherein if the previously calculated solution for the preceding cell is used as the
3	initial input for the iterative process, and if the iterative process produces a
4	simulation result that differs significantly from the desired layout, the method
5	further comprises restarting the iterative process using the desired layout instead
5	of the previously calculated solution as the initial input to the iterative process.
1	18. (Cancelled)
1	19. (Original) The computer-readable storage medium of claim 11,
2	wherein prior to considering the target cell, the method further comprises:
3	receiving a specification for the layout of the integrated circuit; and
4	dividing the layout into a plurality of cells, whereby each cell can be
5	independently subjected to the iterative process.

- 1 20. (Original) The computer-readable storage medium of claim 11,
  2 wherein the iterative process performs model-based optical proximity correction
  3 (OPC).
- 1 21. (Currently Amended) An apparatus for speeding up an iterative 2 process that simulates and corrects a layout of a target cell within an integrated 3 circuit, the apparatus comprising:

4	a comparison mechanism that is configured to determine if the target cell
5	is similar to a preceding cell for which there exists a previously calculated
6	solution, wherein a target cell is similar to a preceding cell if (1) a layout of a
7	target cell matches a layout of a preceding cell, but an environment surrounding
8	the target cell differs from an environment surrounding the preceding cell; (2) the
9	layout of the target cell matches the layout of the preceding cell, and the
10	environment surrounding the target cell matches the environment surrounding the
11	preceding cell; or (3) if the layout of the target cell differs from the layout of the
12	preceding cell by less than a pre-specified amount; and
13	an iterative processing mechanism,
14	wherein if the target cell is similar to a preceding cell, the iterative
15	processing mechanism is configured to use the previously calculated
16	solution as an initial input to the iterative process for the target cell,
17	wherein the iterative process involves one or more repetitions of
18	simulating a current solution for the target cell to produce a current
19	simulated layout, wherein if the current simulated layout differs from the
20	desired layout by less than a pre-specified amount, accepting the current
21	solution as a final solution for the target cell, otherwise, correcting the
22	current solution to compensate for differences between the current
23	simulated layout and the desired layout;
24	otherwise, the iterative processing mechanism is configured to use
25	the layout of the target cell as the initial input to the iterative process for
26	the target cell;
27	an iterative processing mechanism that performs the iterative process on
28	the target cell to produce the solution for the target cell;
29	wherein if the target cell is similar to the preceding cell, the iterative
30	processing mechanism is configured to use the previously calculated solution for
31	the preceding cell as an initial input to the iterative process for the target cell,

- 32 otherwise the iterative processing mechanism is configured to use the layout of
- the target cell as the initial input to the iterative process for the target cell, wherein 33
- 34 the solution for the target cell is such that the difference between this solution and
- 35 a desired layout for the target cell is less than a pre-specified tolerance.

#### 1 22. (Cancelled)

- 23. (Currently Amended) The apparatus of claim 21[[22]], wherein if the 1
- layout of the target cell matches the layout of the preceding cell, but the 2
- 3 environment surrounding the target cell differs from the environment surrounding
- 4 the preceding cell and if the previously calculated solution for the preceding cell is
- 5 used as the initial input to the iterative process, the iterative processing
- 6 mechanism only operates on features within a border region within the target cell
- 7 that can be affected by the environment surrounding the target cell, and ignores
- 8 features within the target cell that are not located within the border region.

#### 1 24. (Cancelled)

- 25. (Original) The apparatus of claim 21, wherein the simulated layout 2
  - corresponds to a manufactured result for the layout.

#### 1 26. (Cancelled)

- 1 27. (Original) The apparatus of claim 21, wherein if the previously
- 2 calculated solution for the preceding cell is used as the initial input for the
- 3 iterative process, and if the iterative processing mechanism produces a simulation
- 4 result that differs significantly from the desired layout, the iterative processing
- 5 mechanism is configured to restart the iterative process using the desired layout

- 6 instead of the previously calculated solution as the initial input to the iterative
   7 process.
- 1 28. (Cancelled)
- 29. (Original) The apparatus of claim 21, further comprising a partitioning mechanism that is configured to:
- receive a specification for the layout of the integrated circuit; and to
   divide the layout into a plurality of cells, whereby each cell can be
   independently subjected to the iterative process.
- 1 30. (Original) The apparatus of claim 21, wherein the iterative processing
  2 mechanism performs model-based optical proximity correction (OPC).
  - 31. (Currently Amended) A mask to be used in an optical lithography process for manufacturing an integrated circuit, wherein the mask is created through a method that simulates and corrects a layout of a target cell within an integrated circuit, the method comprising:
  - determining if the target cell is similar to a preceding cell for which there exists a previously calculated solution, wherein the target cell is similar to the preceding cell if (1) a layout of a target cell matches a layout of a preceding cell, but an environment surrounding the target cell differs from an environment surrounding the preceding cell; (2) the layout of the target cell matches the layout of the preceding cell, and the environment surrounding the target cell matches the environment surrounding the preceding cell; or (3) if the layout of the target cell
- 12 differs from the layout of the preceding cell by less than a pre-specified amount;
- 13 and;

1

2

3

4

5

6

7

9

10

11

14	if the target cell is similar to the preceding cell, using the previously
15	calculated solution for the preceding cell as an initial input to the iterative process
16	for the target cell, wherein the iterative process involves one or more repetitions
17	of simulating a current solution for the target cell to produce a current simulated
18	layout, wherein if the current simulated layout differs from the desired layout by
19	less than a pre-specified amount, accepting the current solution as a final solution
20	for the target cell, otherwise, correcting the current solution to compensate for
21	differences between the current simulated layout and the desired layout;
22	otherwise using the layout of the target cell as the initial input to the
23	iterative process for the target cell; and
24	performing the iterative process on the layout of the target cell or the
25	previously calculated solution to produce the solution for the target cell, wherein

32. (Currently Amended) An integrated circuit created through process that simulates and corrects a layout of a target cell within an integrated circuit, the process comprising:

the difference between the final solution and a desired layout for the target cell is

determining if the target cell is similar to a preceding cell for which there exists a previously calculated solution, wherein the target cell is similar to the preceding cell if (1) a layout of a target cell matches a layout of a preceding cell, but an environment surrounding the target cell differs from an environment surrounding the preceding cell; (2) the layout of the target cell matches the layout of the preceding cell, and the environment surrounding the target cell matches the environment surrounding the preceding cell; or (3) if the layout of the target cell differs from the layout of the preceding cell by less than a pre-specified amount; and:

 less than a pre-specified tolerance.

13	if the target cell is similar to the preceding cell, using the previously
14	calculated solution for the preceding cell as an initial input to the iterative process
15	for the target cell, wherein the iterative process involves one or more repetitions
16	of simulating a current solution for the target cell to produce a current simulated
17	layout, wherein if the current simulated layout differs from the desired layout by
18	less than a pre-specified amount, accepting the current solution as a final solution
19	for the target cell, otherwise, correcting the current solution to compensate for
20	differences between the current simulated layout and the desired layout;
21	otherwise using the layout of the target cell as the initial input to the
22	iterative process for the target cell; and
23	performing the iterative process on the layout of the target cell or the
24	previously calculated solution to produce the solution for the target cell, wherein

33. (Currently Amended) A method for jump-starting model-based optical proximity correction, comprising:

the difference between the final solution and a desired layout for the target cell is

receiving a current cell to be subjected to a model-based optical proximity correction process, wherein the model-based optical proximity correction process involves one or more repetitions of simulating a current solution for a current cell to produce a current simulated layout, wherein if the current simulated layout differs from a desired layout by less than a pre-specified amount, accepting the current solution as a final solution for the current cell, otherwise, correcting the current solution to compensate for differences between the current simulated layout and the desired layout;

analyzing the current cell to identify a previously corrected cell that is similar to the current cell, wherein the previously corrected cell is similar to the current cell if (1) a layout of a previously corrected cell matches a layout of a

less than a pre-specified tolerance.

14	current cell, but an environment surrounding the previously corrected cell differs
15	from an environment surrounding the current cell; (2) the layout of the previously
16	corrected cell matches the layout of the current cell, and the environment
17	surrounding the previously corrected cell matches the environment surrounding
18	the current cell; or (3) if the layout of the previously corrected cell differs from the
19	layout of the current cell by less than a pre-specified amount; and; and
20	if a similar previously corrected cell is identified, producing an optical
21	proximity correction for the current cell by using an optical proximity correction
22	for the previously corrected cell as an initial input to the optical proximity
23	correction process for the current cell, otherwise using the layout of the current
24	cell as the initial input to the optical proximity correction process for the current
25	cell.

1 34-35. (Cancelled)